Hardware Trojan Detection and Mitigation in NoC using Key authentication and Obfuscation Techniques
Abstract
Today's Multiprocessor System-on-Chip (MPSoC) contains many cores and integrated circuits. Due to the current requirements of communication, we make use of Network-on-Chip (NoC) to obtain high throughput and low latency. NoC is a communication architecture used in the processor cores to transfer data from source to destination through several nodes. Since NoC deals with on-chip interconnection for data transmission, it will be a good prey for data leakage and other security attacks. One such way of attacking is done by a third-party vendor introducing Hardware Trojans (HTs) into routers of NoC architecture. This can cause packets to traverse in wrong paths, leak/extract information and cause Denial-of-Service (DoS) degrading the system performance. In this paper, a novel HT detection and mitigation approach using obfuscation and key-based authentication technique is proposed. The proposed technique prevents any illegal transitions between routers thereby protecting data from malicious activities, such as packet misrouting and information leakage. The proposed technique is evaluated on a 4x4 NoC architecture under synthetic traffic pattern and benchmarks, the hardware model is synthesized in Cadence Tool with 90nm technology. The introduced Hardware Trojan affects 8% of packets passing through infected router. Experimental results demonstrate that the proposed technique prevents those 10-15% of packets infected from the HT effect. Our proposed work has negligible power and area overhead of 8.6% and 2% respectively.
Downloads
References
Rajesh, J. S., Koushik Chakraborty and Sanghamitra Roy. Hardware trojan attacks in soc and noc. In The Hardware Trojan War, pp. 55-74. Springer, Cham, 2018. DOI: https://doi.org/10.1007/978-3-319-68511-3_3
Mishra, Prabhat, and Subodha Charles, eds. Network-on-Chip Security and Privacy. Springer Nature, 2021. DOI: https://doi.org/10.1007/978-3-030-69131-8
Hoefflinger, Bernd. ITRS: The international technology roadmap for semiconductors. In Chips 2020, pp. 161-174. Springer, Berlin, Heidelberg, 2011. DOI: https://doi.org/10.1007/978-3-642-23096-7_7
Swarbrick, Ian, et al. Network-on-chip programmable platform in VersalTM ACAP architecture. Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 2019.
Charles, Subodha, and Prabhat Mishra. A survey of network-on-chip security attacks and countermeasures. ACM Computing Surveys (CSUR) 54, no. 5 (2021): 1-36. DOI: https://doi.org/10.1145/3450964
Jindal, Neetu, et al. Enhancing network-on-chip performance by reusing trace buffers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39.4 (2019): 922-935. DOI: https://doi.org/10.1109/TCAD.2019.2907909
Diallo, Papa Issa, Seyed-Hosein Attarzadeh-Niaki, Francesco Robino, Ingo Sander, Joel Champeau, and Johnny Oberg. A formal, model-driven design flow for system simulation and multi-core implementation. In 10th IEEE International Symposium on Industrial Embedded Systems (SIES), pp. 1-10. IEEE, 2015. DOI: https://doi.org/10.1109/SIES.2015.7185067
Abramovici, Miron and Paul Bradley. Integrated circuit security: new threats and solutions. In Proceedings of the 5th Annual Workshop on Cyber Security and Information Intelligence Research: Cyber Security and Information Intelligence Challenges and Strategies, pp. 1-3. 2009. DOI: https://doi.org/10.1145/1558607.1558671
Bhunia, Swarup, Michael S. Hsiao, Mainak Banga and Seetharam Narasimhan. Hardware Trojan attacks: Threat analysis and countermeasures. Proceedings of the IEEE 102, no. 8 (2014): 1229-1247. DOI: https://doi.org/10.1109/JPROC.2014.2334493
Liakos, Konstantinos G., et al. Conventional and machine learning approaches as countermeasures against hardware trojan attacks. Microprocessors and Microsystems 79, 2020. DOI: https://doi.org/10.1016/j.micpro.2020.103295
Frey, Jonathan and Qiaoyan Yu. A hardened network-on-chip design using runtime hardware Trojan mitigation methods. Integration 56: 15-31, 2017. DOI: https://doi.org/10.1016/j.vlsi.2016.06.008
Manju, R., Abhijit Das, John Jose, and Prabhat Mishra. SECTAR: Secure NoC using Trojan Aware Routing. In 2020 14th IEEE/ACM International Symposium on Networks-on-Chip (NOCS), pp. 1-8. IEEE, 2020. DOI: https://doi.org/10.1109/NOCS50636.2020.9241711
Hussain, Mubashir. Runtime Detection of Hardware Trojan in Untrusted Network-on-Chip. Diss. UNSW Sydney, 2018.
Harttung, Julian, et al. Lightweight authenticated encryption for network-on-chip communications. Proceedings of the 2019 on Great Lakes Symposium on VLSI. 2019. DOI: https://doi.org/10.1145/3299874.3317990
JYV, Manoj Kumar, Ayas Kanta Swain, Sudeendra Kumar, Sauvagya Ranjan Sahoo and Kamalakanta Mahapatra. Run time mitigation of performance degradation hardware trojan attacks in network on chip. In 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 738-743. IEEE, 2018.
Boraten, Travis and Avinash Karanth Kodi. Mitigation of denial of service attack with hardware trojans in noc architectures. In 2016 IEEE international parallel and distributed processing symposium (IPDPS), pp. 1091-1100. IEEE, 2016. DOI: https://doi.org/10.1109/IPDPS.2016.59
Raparti, Venkata Yaswanth, and Sudeep Pasricha. Lightweight mitigation of hardware Trojan attacks in NoC-based manycore computing. 2019 56th ACM/IEEE Design Automation Conference (DAC). IEEE, 2019. DOI: https://doi.org/10.1145/3316781.3317851
Frey, Jonathan and Qiaoyan Yu. Exploiting state obfuscation to detect hardware trojans in NoC network interfaces. In 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1-4. IEEE, 2015. DOI: https://doi.org/10.1109/MWSCAS.2015.7282167
Shalaby, Ahmed, et al. Sentry-NoC: a statically-scheduled NoC for secure SoCs. 2021 15th IEEE/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 2021. DOI: https://doi.org/10.1145/3479876.3481595
Daoud, Luka, and Nader Rafla. Routing aware and runtime detection for infected network-on-chip routers. 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2018. DOI: https://doi.org/10.1109/MWSCAS.2018.8623972
Kumar, JYV Manoj, Ayas Kanta Swain, and Kamalakanta Mahapatra. Fortified-NoC: A Robust Approach for Trojan-Resilient Network-on-Chips to Fortify Multicore-Based Consumer Electronics. IEEE Transactions on Consumer Electronics 68.1 (2021): 57-68. DOI: https://doi.org/10.1109/TCE.2021.3129155
Bahrebar, Poona, and Dirk Stroobandt. Abacus turn model-based routing for NoC interconnects with switch or link failures. Microprocessors and Microsystems 59 (2018): 69-91. DOI: https://doi.org/10.1016/j.micpro.2018.01.005
Azar, Kimia Zamiri, et al. {COMA}: Communication and Obfuscation Management Architecture. 22nd International Symposium on Research in Attacks, Intrusions and Defenses (RAID 2019). 2019.
Power, J. Hestness, M. S. Orr, M. D. Hill and D. A. Wood, gem5-gpu: A Heterogeneous CPU-GPU Simulator In IEEE Computer Architecture Letters, vol. 14, no. 1, pp. 34-36, 1 Jan.-June 2015. DOI: https://doi.org/10.1109/LCA.2014.2299539
Alireza Monemi, Jia Wei Tang, Maurizio Palesi, and Muhammad N Marsono. ProNoC: A low latency network-on-chip based many-core system-on-chip prototyping platform. Microprocessors and Microsystems, 54:60–74, 2017. DOI: https://doi.org/10.1016/j.micpro.2017.08.007
Alireza Monemi, Chia Yee Ooi, Muhammad Nadzir Marsono, and Maurizio Palesi. Improved flow control for minimal fully adaptive routing in 2D mesh NoC. In Proceedings of the 9th International Workshop on Network on Chip Architectures, NoCArc’16, pages 9–14. ACM, 2016. DOI: https://doi.org/10.1145/2994133.2994134
Alireza Monemi, Chia Yee Ooi, and Muhammad Nadzir Marsono. Low latency networkon-chip router microarchitecture using request masking technique. International Journal of Reconfigurable Computing, 2015:2, 2015 DOI: https://doi.org/10.1155/2015/570836
Alireza Monemi, Chia Yee Ooi, Maurizio Palesi, and Muhammad Nadzir Marsono. Low latency network-on-chip router using static straight allocator. In Proceedings of 3rd International Conference on Information Technology, Computer and Electrical Engineering, ICITACEE’16. IEEE, 2016. DOI: https://doi.org/10.1109/ICITACEE.2016.7892399
Copyright (c) 2022 EMITTER International Journal of Engineering Technology
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.
The copyright to this article is transferred to Politeknik Elektronika Negeri Surabaya(PENS) if and when the article is accepted for publication. The undersigned hereby transfers any and all rights in and to the paper including without limitation all copyrights to PENS. The undersigned hereby represents and warrants that the paper is original and that he/she is the author of the paper, except for material that is clearly identified as to its original source, with permission notices from the copyright owners where required. The undersigned represents that he/she has the power and authority to make and execute this assignment. The copyright transfer form can be downloaded here .
The corresponding author signs for and accepts responsibility for releasing this material on behalf of any and all co-authors. This agreement is to be signed by at least one of the authors who have obtained the assent of the co-author(s) where applicable. After submission of this agreement signed by the corresponding author, changes of authorship or in the order of the authors listed will not be accepted.
Retained Rights/Terms and Conditions
- Authors retain all proprietary rights in any process, procedure, or article of manufacture described in the Work.
- Authors may reproduce or authorize others to reproduce the work or derivative works for the author’s personal use or company use, provided that the source and the copyright notice of Politeknik Elektronika Negeri Surabaya (PENS) publisher are indicated.
- Authors are allowed to use and reuse their articles under the same CC-BY-NC-SA license as third parties.
- Third-parties are allowed to share and adapt the publication work for all non-commercial purposes and if they remix, transform, or build upon the material, they must distribute under the same license as the original.
Plagiarism Check
To avoid plagiarism activities, the manuscript will be checked twice by the Editorial Board of the EMITTER International Journal of Engineering Technology (EMITTER Journal) using iThenticate Plagiarism Checker and the CrossCheck plagiarism screening service. The similarity score of a manuscript has should be less than 25%. The manuscript that plagiarizes another author’s work or author's own will be rejected by EMITTER Journal.
Authors are expected to comply with EMITTER Journal's plagiarism rules by downloading and signing the plagiarism declaration form here and resubmitting the form, along with the copyright transfer form via online submission.
