Sujanth Roy J, and G Lakshminarayanan. “Low Power, Area Efficient Architecture for Successive Cancellation Decoder”. EMITTER International Journal of Engineering Technology 10, no. 1 (June 20, 2022): 170-182. Accessed November 21, 2024. https://emitter.pens.ac.id/index.php/emitter/article/view/650.